ParPerOS is a joint project with SRA (Co-PI: Daniel Lohmann) and part of the DFG Priority Program "Disruptive Memory Technologies" (SPP 2377, Speaker: Olaf Spinczyk).
The management of memory resources has always been a core task of the operating system. However, OS designers are now facing disruptive changes on the memory side: New memory types, such as high-bandwith memory (HBM) or non-volatile memory (NVM) have arrived and more types of processing elements, such as RDMA-capable NICs, GPGPUs, or FPGA-based accellerators, access virtual memory directly via the IO-MMU. These heterogenious memory systems (HMSs) put not only the suitability of the classical memory hierarchy and memory access patterns at question, but also challenge the way memory is managed inside the kernel.
In ParPerOS, we examine new abstractions for unified but efficient and optionally crash-consistent low-level memory management for data objects in heterogeneous memory systems that may consist of volatile, persistent, distributed and other types of main memory, accessed in parallel by a multitude of different processing elements (CPU, GPU, NIC, RDMA).
@article{wrenger:24:jsa, author = {Lars Wrenger and Dominik Töllner and Daniel Lohmann}, date = {2024-04}, doi = {https://doi.org/10.1016/j.sysarc.2024.103102}, entrysubtype = {Journal}, issn = {1383-7621}, journaltitle = {Journal of Systems Architecture}, keywords = {TSO, Memory ordering, Apple M1, ARM}, month = {apr}, pages = {103102}, title = {Analyzing the memory ordering models of the Apple M1}, url = {https://www.sciencedirect.com/science/article/pii/S1383762124000390}, volume = {149}, year = {2024}, }
@inproceedings{halbuer:23:dimes, author = {Alexander Halbuer and Christian Dietrich and Florian Rommel and Daniel Lohmann}, booktitle = {Proceedings of the 1st Workshop on Disruptive Memory Systems}, date = {2023-10}, doi = {10.1145/3609308.3625267}, entrysubtype = {Workshop}, location = {Koblenz, Germany}, month = {October}, publisher = {Association for Computing Machinery}, series = {DIMES '23}, title = {Morsels: Explicit Virtual Memory Objects}, url = {https://doi.org/10.1145/3609308.3625267}, year = {2023}, }
@inproceedings{wrenger:23:atc, location = {Boston, MA}, author = {Wrenger, Lars and Rommel, Florian and Halbuer, Alexander and Dietrich, Christian and Lohmann, Daniel}, booktitle = {2023 USENIX Annual Technical Conference (USENIX '23)}, entrysubtype = {Conference}, isbn = {978-1-939133-35-9}, month = {jul}, pages = {897–914}, publisher = {USENIX Association}, title = {{LLFree}: Scalable and {Optionally-Persistent} {Page-Frame} Allocation}, url = {https://www.usenix.org/conference/atc23/presentation/wrenger}, year = {2023}, }
@inproceedings{toellner:23:atc, location = {Boston, MA}, author = {Töllner, Dominik and Dietrich, Christian and Ostapyshyn, Illia and Rommel, Florian and Lohmann, Daniel}, booktitle = {2023 USENIX Annual Technical Conference (USENIX '23)}, entrysubtype = {Conference}, isbn = {978-1-939133-35-9}, month = {July}, pages = {257–273}, publisher = {USENIX Association}, title = {{MELF}: Multivariant Executables for a Heterogeneous World}, url = {https://www.usenix.org/conference/atc23/presentation/tollner}, year = {2023}, }
@inproceedings{wrenger:23:arcs, location = {Athens, Greece}, author = {Wrenger, Lars and Töllner, Dominik and Lohmann, Daniel}, booktitle = {Proceedings of the 36th GI/ITG International Conference on Architecture of Computing Systems (ARCS 23)}, entrysubtype = {Conference}, month = {July}, publisher = {Springer International Publishing}, title = {{TOSTING}: Investigating Total Store Ordering on ARM}, year = {2023}, }
@inproceedings{leis:23:sigmod, location = {New York, NY, USA}, author = {Viktor Leis and Adnan Alhomssi and Tobias Ziegler and Yannick Loeck and Christian Dietrich}, booktitle = {Proceedings of the ACM SIGMOD/PODS International Conference on Management of Data}, doi = {10.1145/3588687}, entrysubtype = {Conference}, location = {Seattle, WA, USA}, month = {June}, publisher = {ACM}, title = {Virtual-Memory Assisted Buffer Management}, year = {2023}, }
Permalink: /p/ParPerOS
Technische Universität Braunschweig
Universitätsplatz 2
38106 Braunschweig
Postfach: 38092 Braunschweig
Telefon: +49 (0) 531 391-0