

Provided for non-commercial research and educational use only.  
Not for reproduction or distribution or commercial use.

This article was originally published in a journal published by Elsevier, and the attached copy is provided by Elsevier for the author's benefit and for the benefit of the author's institution, for non-commercial research and educational use including without limitation use in instruction at your institution, sending it to specific colleagues that you know, and providing a copy to your institution's administrator.

All other uses, reproduction and distribution, including without limitation commercial reprints, selling or licensing copies or access, or posting on open internet sites, your personal or institution's website or repository, are prohibited. For exceptions, permission may be sought for such use through Elsevier's permissions site at:

<http://www.elsevier.com/locate/permissionusematerial>

# Simultaneous Scheduling, Binding and Routing for Coarse-Grain Reconfigurable Architectures

Janina A. Brenner<sup>1</sup>

*Institut für Mathematische Optimierung, TU Braunschweig, Germany*

Sándor P. Fekete<sup>2</sup>

*Institut für Mathematische Optimierung, TU Braunschweig, Germany*

Jan C. van der Veen<sup>3</sup>

*Institut für Mathematische Optimierung, TU Braunschweig, Germany*

We consider performance optimization for coarse-grain computing devices, such as *processor-like reconfigurable architectures*; such devices combine the flexibility of hard-wired multi-purpose processors with short execution time and low energy consumption of specialized microprocessors. Their efficiency depends on a suitable mapping of applications to the underlying architecture, which consists of an orthogonal grid of processing elements (PEs) that can be configured dynamically to execute any of a given set of elementary algebraic or logic operations per clock cycle.

On an abstract level, an application is modeled as a directed *data-flow* graph, where vertices represent operations, and arcs stand for dependencies between them. A feasible binding assigns to every operation a PE and an execution time while complying with all data dependencies. Traditionally, the mapping is done sequentially: only after scheduling clock cycles, a feasible mapping is sought. By considering scheduling, binding and routing simultaneously, we achieve much better objective values. Our comprehensive study yields both theoretical and practical results.

Mathematically, we are dealing with a special case of the Directed Subgraph Homeomorphism problem. By describing a logic engine reduction from

<sup>1</sup> Email: [j.brenner@tu-bs.de](mailto:j.brenner@tu-bs.de)

<sup>2</sup> Email: [s.fekete@tu-bs.de](mailto:s.fekete@tu-bs.de)

<sup>3</sup> Email: [j.van-der-veen@tu-bs.de](mailto:j.van-der-veen@tu-bs.de)

NAE-3-SAT, we show that the Simultaneous Scheduling, Binding and Routing (SSBR) problem is NP-complete, even if the input graph is a directed tree. We also give a  $|V|^{3/2}$ -approximation algorithm for the time minimization problem.

On the practical side, we present the first exact algorithm for the SSBR problem. Our Integer Linear Program (ILP) formulation finds time-optimal solutions for instances of about 50 vertices within a few minutes. We also address energy consumption by using an alternative objective function. We propose and benchmark a promising new heuristic that can be used in combination with the ILP approach and solves practical instances to near-optimality within seconds.

Author's personal copy